With the rapid development of internet Router, the complexity of its mainboard has been growing dramatically. The high reliability requirement renders the number of testing cases increasing exponentially, which becomes the bottleneck that prevents further elevation of the production efficiency. In this work, we develop a novel optimization method of two major steps to largely reduce the testing time and increase the testing efficiency. In the first step, it optimizes the selection of test cases given the required amount of testing time reduction while ensuring the coverage of failures. In the second step, selected test cases are optimally scheduled to maximize the efficiency of mainboard testing. A numerical experiment is investigated to illustrate the effectiveness of the proposed methods. The results show that the optimal subset of the test cases can be selected satisfying the 10% testing time reduction requirement, and the effectiveness index of the scheduled sequence can be improved by more than 75% with test case sequencing. Moreover, our method can self-adjust to the new failure data, which realizes the automatic configuration of board test cases.
INTRODUCTION
The internet router is a critical device of the internet infrastructure that forwards data packets between the computer networks. It is often programmed to filter packets, translate addresses, make routing decisions, broker quality of service reservations, etc. The processing speed of the router is one of the major constraints on internet speed and its reliability directly affects the quality of network service. In addition, with the rapid development and proliferation of the internet router, its main component: the motherboard, has become increasingly complex. Evidently, reliability testing of the motherboard is being ever more necessary to ensure its quality and thus to protect the reputation of the manufacturer.
The high-reliability requirement renders the number of test cases in reliability testing increasing dramatically and under the current testing scheme, all test cases must be executed at each testing period, which significantly prolongs the testing process and thus creates a bottleneck that prevents further elevation of the motherboard production. On the other hand, according to our investigation, there is a large number of test cases which have not exposed any fault in history. The observations and evidence above indicate the great potential for improvements and therefore motivate our research.
Accelerated Life Testing (ALT) [1, 2] is one of the practical and principal methods of electronic products used by manufacturers to estimate the reliability of their products. Statistical methodology and applications to estimate the failure time have been researched extensively. With the characteristic of shortening the lifetime of the products or accelerating the degradation of their performance, manufacturers can generate a fault through ALT finding the causes of the fault and correcting them before producing. On the other hand, the weakest products can be detected with ALT to reduce the rejection rate.
To guarantee that the reliability of the products can be estimated accurately and quickly, the design of a plan is critical for ALT. ALT plan consists of the chosen test conditions, the number of specimens at each test conditions and the prechosen censoring time of each specimen and so on [3, 4] . Some ALT plans consider Type II failure censoring times and periodic inspection for failure [5] .
Step-stress tests can be used to yield failures quickly, which obtain the information in a short time [6] . The size of the test specimens can be determined to get more accurate results in a given time [7] . In this work, however, we focus on reducing the testing time by decreasing the number of test cases, where the ALT conditions are fixed. The selection and sequencing of the test cases are operated to meet the time reduction. These operations do not affect the lifetime of products while influencing the efficiency and effectiveness of product quality inspection.
The test case prioritization techniques: test case selection and test case sequencing, have been widely researched in the software regression test [8, 9, 11] , which schedule test cases in an order to increase their effectiveness at meeting better performance goal, such as code coverage and rate of fault detection. In this paper, we draw on these principles and techniques, and modify them to adapt to our problem.
The contributions of this work are: 1. We model the problem of reducing the ALT testing time and define the notations in this model. 2. We formulate this problem into a two-step method: test case selection and test case sequencing. 3. We propose the exact algorithms to solve Test Case Selection and Test Case Sequencing respectively. The rest of this paper is organized as follows. Section 2 introduces the description of this problem. Section 3 and 4 illustrate the models and the exact algorithms for Test Case Selection and Test Case Sequencing. Numerical experiment and results are presented in section 5. In Section 6, we conclude this work and discuss the advantages and drawback of the proposed model and methods. Table 1 shows the notations of the parameters we use in the following model. the set of periods with the same accelerated conditions the expected time limit for each period ∈ the number of failures in history exposed by the test case the stop time of the test case in the original scheduling of the testing procedure the running time of the test case 0 the start time of each period precedence relation among test cases in period ∈ = {( , ) | < }
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Notation
Problem Description
The type of accelerated reliability test considered in this study is the temperature and voltage cycle test. It is to determine the ability of the motherboard to withstand the mechanical stresses induced by the temperature and voltage respectively alternating between two extremes. The weakest members were exposed and the data were collected for analysis.
In our testing scheme, each motherboard undergoes few cycles to expose the potential faults ( Fig. 1 ). Each cycle consists of four different testing periods. During each period, a list of test cases is executed sequentially. A test case is a small program that can diagnose if certain functionalities of the motherboard work correctly. Thus, the failures of the motherboard should be exposed by certain test case(s). All historical failures are recorded, including the time of failure and the corresponding test cases. An effective test case is one test case that has exposed at least one fault in history. in the ALT, we can select a subset of test cases to execute with the given time limit and include all effective test cases to guarantee the testing efficiency. The lifetime of a product is variable with the different testing condition. Therefore, the subset of the test case is sequenced as close to the originally scheduled time as possible to increase the rate of fault detection and maintain the testing effectiveness.
In this work, we aim to develop a novel optimization method of two major steps: test case selection and test case sequencing, to essentially improve the testing efficiency while maintaining the testing effectiveness.
TEST CASE SELECTION
In the first step, the selection optimization is formulated as a modified assignment problem, solved by a linear integer programming technique. The selection of the test cases is coded as indicative decision variables .
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, ℎ 0, ℎ The objective function contains two additive parts: the first part is the sum of the number of selected test cases each weighted by the number of failures exposed in history, and another part is the sum of test cases selected in each given testing set weighted with its priority factor.
The model searches for the optimal subset of the test cases to maximize the objective function under a time limit constraint. The time limit, shown as follows, is predetermined to achieve the goal of overall testing time reduction.
In addition, there are four hierarchical constraints. The present one can be included in the optimization model if there are still empty time slots to be filled after all the previous constraints are satisfied. These constraints are presented as follows:
The test case subset for each period must include all effective test cases which have exposed any faults in history. This is to ensure that all historical failures are covered.
Constraint 2.
All test cases must be executed under four different periods (not necessarily in the same cycle) to ensure that each test case has experienced the four environmental conditions at least once.
The effective test cases mentioned in the first constraint are allowed to appear twice in the subset for each period, in order to improve the possibility of failure detection. ≤ 2, ∈ + ∀ ∈ , ∈
Constraint 4.
Other unselected test cases in each period can be assigned into the subset according to a predefined priority.
∈ {0, 1} ∀ ∈ , ∈ \
The second part of the objective function in (1) guarantees the selection priority with different priority factors . This integer programming problem (1) -(6) can be solved with any normal integer optimization technique.
TEST CASE SEQUENCING
After the first step, we obtain an optimal subset of test cases for each testing period. In the second step, the test case sequencing is determined such that it optimizes a specific goal and simultaneously ensures that the precedence relations between certain test cases are retained.
To address our research problem, we need a measure with which can assess and compare the effectiveness of different test case sequences. Cost-cognizant weighted Average Percentage of Faults Detected measure ( APFD ) used in test case prioritization for software fault detection [8, 9] can be used for reference. According to the failure physics of the motherboard, the same type of failure is more likely to occur near the same point at the timeline starting from the beginning of the cycle testing. Thus, the objective is to minimize the total deviation between the historical failure times and the scheduled times of the effective test cases. Moreover, the failure number of each test case based on historical records is also considered as the coefficient of the deviation, which can improve the effectiveness of the decision. Lower for each period in our problem means better performance.
The model for each period is constructed as follows (7) - (14) .
The time when the test case is finished is denoted as , which is the decision variable in optimization. In (7) (10) is also known as precedence constraint [10] in scheduling problem and it serves to limit the order of certain test cases in a sequence. Precedence constraint defines a partial ordering between the test cases:
< , means that test case cannot start before the completion of test case . In constraints (8) -(10) and (14) , a sequence of the selected test cases is constructed. After a sequence { } is determined, the scheduled time of each test case is calculated in constraints (11) - (13) . If = 1, which means the test case is scheduled before , the constraint can be simplified to ≥ + . Otherwise, the constraint is always satisfied and has no restriction on and . The constraint (12) makes sure that the sequence is continuous and the testing process is never idle. To make the feasible region more compact, the value of is set as ∑ =1 + 0 in each period.
COMPUTATIONAL EXPERIMENT
To analyze the method proposed in this paper, we use a randomly generated instance. The studied ALT has two cycles and eight periods, and the accelerated conditions are the same as the example shown in Fig.1 : LTLV, HTLV, LTHV, HTHV, LTLV, HTLV, LTHV, HTHV. There are 10 test cases during ALT. The total time is 160 mins (20 mins for each period) and it is required to be reduced by 10%. The time limit equals to 18 mins and the start time of each period 0 is 18 * ( − 1) minute. Table 2.1 -2.3 presents the data used for the experiment:  failure numbers  , test case running time , and originally  scheduled time . The precedence constraints are = {(TC3, TC8), (TC1, TC ) ∀ ∈ } ∀ ∈ . The given testing sets are = {8}, = {9, 10} for all ∈ and the priority factors 1 , 2 , 3 , 4 are set as 4, 3, 2, 1 respectively.
Results
The test case selection results solved by linear integer programming are presented in Table 3 . We show that the time of each period is reduced by 10% with test case selection method. And the covering constraints of four accelerated conditions are also satisfied to ensure the testing effectiveness. Table 4 presents the test case sequencing results for each period.
Comparisons
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CONCLUSIONS
In conclusion, our two-step method produces the optimally selected and optimally ordered subsets of test cases, which can maximize the effectiveness of the cycle testing and reduce the testing time to the desired level. Our algorithm for test case sequencing is used for the small size of test cases and can obtain the exact solution. In an industrial process, we can develop evolutionary algorithms to optimize the test case sequence [11, 12, 13, 14] .
Our method has been successfully applied to the router motherboard production of a major Chinese telecommunication manufacturer, satisfying the 20% testing time reduction requirement while scheduling the effective test cases around their historical failure times. Moreover, our methodology can self-adjust to the new failure data and eventually realizes the automation of the optimal selection and sequencing of the motherboard reliability testing. The promising results indicate its applicability to other similar reliability testing processes.
